Abstract
Introduction
The rapid development of microelectronics technology makes the integration and complexity of digital integrated circuit higher and higher, which makes digital circuit test generation more and more difficult. Recently, many local and foreign scholars carried out a wide range of research and made some achievements, but the research has the disadvantage of long test generation time and low fault coverage, and most of the research models are single stuck-at faults and the test generation is very few [1] . In order to guarantee the reliability of a digital circuit, it is usually necessary to have full test for some components, so a test generation for multiple stuck-at faults of the digital circuit has a very important significance. The multiple stuck-at faults are converted to equivalent single stuck-at fault in this paper, so the test generation of multiple stuck-at faults is transformed to the test generation of single stuck-at fault. This paper adopts Hopfield neural network [2] model in the single stuck-at fault test generation, and constructs the constraint circuit of the single stuck-at fault circuit, finally the test vectors for multiple stuck-at faults circuit can be obtained by applying artificial colony algorithm to solve the zero value of energy function of the constraint circuit's interface circuit. Experimental results on ISCAS'85 circuits show that the algorithm can quickly obtain multiple stuck-at faults' test generation vector, comparing with other algorithm; the test generation efficiency is improved obviously. The two stuck-at-0(s-a-0) faults are on V 1 , V 2 and the two stuck-at-1(s-a-1) faults are on V 3 , V 4 .In order to convert the multiple stuck-at faults to single stuck-at fault, two additional gates should be inserted [3] , one is on-line gate and the other is fault gate. A． On-line gates: A two-input gate should be inserted in each faulty line. An OR (AND) gate is inserted in the line that is stuck-at-1 (0) fault.
B．Fault gate: It is an n input AND gate and feeds the on-line gates directly if the on-line gate is OR gate, or feeds the on-line gates though an inverter if the on-line gate is AND gate. The fault gate's inputs are derived directly from all s-a-1faults lines and through inverters from all s-a-0 faults lines. The multiple stuck-at faults is equivalent to the single stuck-at-1 fault at the output of the fault gate [4] [5] [6] , so the multiple stuck-at faults are converted to equivalent single stuck-at fault. The stuck-at-1 fault at f in Figure 1(b) is equivalent to the multiple stuck-at faults in Figure 1(a) .
Let's prove the correction of the method produced by the above.
(1) Circuit function's equivalence. For Figure 1 (b),the functions are as follows. 
The function is identical to the function of Figure 1 
The multiple stuck-at faults of Figure 1 (a) is identical to the single stick-at fault of Figure 1 
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Neural Network Model for Single Stuck-at Fault
Hopfield two value neural network is applied to construct the model for single stuck-at fault. Hopfield two value neural network's energy function is defined by the formula:
Here V i and V j are state values(0 or 1) of neuron i and j, N is the number of neurons , I i is threshold value of neuron i,T ij is the weight value between neurons i and j, K is a constant. T ij =T ji and T ii = 0.
Hopfield neural network's model parameters of basic gate circuits are shown in Table1. [7] [8] [9] A and B are constants that are greater than zero. Table 2 shows Hopfield neural network's energy functions of basic gate.
Table 2. The Energy Function of Several Basic Gates Circuits
Gate circui t input outp ut energy function
The digital circuits are composed of basic gates circuits, so neural network model of digital circuits can be obtained by merging neurons of basic gates circuits and adding neurons' state values and weight values [10] . The energy function of digital circuits is the sum of energy function of basic gates circuits. For example, Figure 2 is a simple digital circuit, the neural network model of AND gate and NOR gate are shown in (a-c) of 
Figure 3. Hopfield Neural Networks Model of Figure2
The states are called consistent states when the states satisfy the circuit's function; other states are called inconsistent states when they can't satisfy the circuit's function [11] . The energy function's value is zero if the neuron states are consistent with the function of the circuit and energy function's value is greater than zero for all inconsistent states.
The constraint circuit should be constructed in order to make the circuit to be in consistent states. 
International
Figure 5. Constraint Networks for M-output Circuit
The test vectors for single stuck-at fault are consistent states for the constraint network and the energy function's value of the constraint network is zero at that time. So the test generation for single stuck-at fault can be transformed to find the zero value of energy function of the constraint network.
Algorithm's Realization

Simplify the Energy Function of Constraint Circuit
The energy function of constraint circuit is often very complicated, especially the complex digital circuit. So it is necessary to simplify the energy function of constraint circuit [12] . For the constraint circuit of single output circuit shown in Figure 4 , the outputs of fault-free circuit and fault circuit must be different, so the interface circuit (NOT gate) must be in consistent state, so the test vector for single stuck-at fault can be obtained by solving minimum value of energy function of the interface circuit. The energy function of NOT gate is following:
Here, V(i) and V(j) are the outputs of fault-free and fault circuit. For example, s-a-1 fault exists at V 4 in Figure 2 , the constraint circuit of Figure 2 is shown in Figure 6 .
Figure 6. Constraint Circuit of Figure 2
The interface circuit of Figure 6 is a NOT gate, so the energy function of the interface circuit is following:
The simplified energy function of multiple output circuit is also the energy function of interface circuit. 
Solving the Zero Value of Energy Function with Artificial Bee Colony Algorithm
Artificial bee colony [13] was proposed by the Turkish researcher Karaboga in 2005, it is a bionic optimization algorithm of simulating bee to find the best food source. The algorithm has local and global search in each of the iteration, so it can reduce the probability of entering into the local optimal solution. When using artificial colony algorithm to solve the optimization problem, the location of the food source was abstracted as the optimal solution, the fitness function value of optimization question determines the quality of the food source. Artificial bees mainly include the employed bees, onlookers and scout bees [14] [15] . The fitness function is the energy function of interface circuit. Assuming that the algorithm has N initial population[x i ](i=1,2,…,N), [x i ] has m variables(m is the number of circuit input), every variable's value may 0 or 1.The employed bee has neighborhood search for one food source randomly, and updating food source's location according to formula(5). A food source is selected randomly first, then a new food source is obtained according to formula (5) , plug the new food source into energy function E(x), then [x i ] that make E(x) 0 is a test vector for single stuck-at fault, otherwise research should be continued. When all employed bees finish searching, they can convey information to the onlookers by means of wagging dance, onlookers select food source according to roulette rule and keep the food source that has small energy function value.
In the control algorithm, set search control parameter as L, it is upper limit that food source has not been updated. If a food source has not been updated after L times search, the food source has gone into local optimum, the food source should be abandoned, the corresponding employed bee is changed to scout bee, a new food source should be generated according to formula(6) instead of the original food source. Employed bees are changed to scouts bees and generate randomly new food source according to formula (6) Onlookers select employed bees according to roulette rules and keep the food source with best return Obtain test vector for multiple stuck-at fault
Figure 7. Flowchart of Algorithm
For example, if a circuit's multiple stuck-at fault is equivalent with s-a-1 fault at V 4 in Figure 2 , then we solve the test vector for s-a-1 fault at V 4 using the algorithm in this paper. 
Then according to formula（5）
E=2， energy function is not 0， so the vector is not test vector for s-a-1 fault at V 4. ， research should be continued. 
Experiment Results
ISCAS'85 benchmark circuits are international standard circuit collection, the merits of the algorithm is usually tested on the circuits. Circuit C17 of ISCAS'85 is shown in Figure 8 , there are 5 inputs and 2 outputs, and it is composed of 6 NAND gate circuits. The experiment results of the algorithm on C17 is shown in figure 9 (program with C++ language).The experiment results of the algorithm on C432 and C499 are shown in Table  3 and Table 4 .The experiment results of the algorithm comparing with other algorithms are shown in Table 5 .The experiment results show that the fault coverage increases significantly and the average test generation time is shorter, so the algorithm is better than other algorithm. 
Conclusion
In this paper, neural network and artificial colony optimization algorithm are applied to test generation for multiple stuck-at faults of digital circuit, neural network and artificial colony algorithm's advantages are made full use of and avoiding getting into local optimal solution. The experimental results in this paper show that the fault coverage algorithm can achieve 98.5%, average test generation time is less than 0.25μs, the algorithm has obvious advantages compared with other literature algorithm.
